

**CS152**  
**Laboratory #4 Review**  
Discussion 102: Friday 10-12  
Date: March 17, 1995

Young Cho  
Nikunj Oza

D. Patterson  
S. Kong

Group Name: \_\_\_\_\_  
Group Account: \_\_\_\_\_  
**Total Points:** \_\_\_\_\_

**I Written Review** (\_\_\_\_/25%)

- A General Summary - abstract (\_\_\_\_/3%)
- 1/2 to 1 page that summarizes the whole laboratory
- B Answers to questions (if applicable)
- C Datapath (\_\_\_\_/7%)
- Print out of datapath
  - Explanation
  - Implementations of all required instructions
  - General paths taken for R,I,B-type Instructions
- D Control (\_\_\_\_/4%)
- Explanation
  - General approach for implementation
- E VHDL (\_\_\_\_/2%)
- All the VHDL modules source
  - Short descriptions compiled for all VHDL (i.e. 1 line/comp)
- F Test cases & results (\_\_\_\_/7%)
- Print out of memory dump for mystery program(?)
  - Other significant tests
  - Tests for all required instruction
  - Correct result
- F On-line note book (\_\_\_\_/2%)
- Print out
  - Organized division of labor
- G Comments (optional)
- Individual comments
  - Not just to TAs and Profs but also for group
  - Future plans

**II Oral Review (about 10-15 minute presentations) (\_\_\_\_/70%)**

- A Summary from each members (5+ or -1 min) (\_\_\_\_/15%)
- Individual presentation (about 1 minutes each = 5 + or -1 minutes)
- B Tools and/or techniques developed, used in making the design
- Explanation (~1 min) (\_\_\_\_/5%)
- C General explanation of the total design (~1 min) (\_\_\_\_/10%)
- How each component work together
- D Sufficient test on each implemented instructions (~1 min)
- Explanation (\_\_\_\_/15%)
- E Run through of test program on the design (4+-1 min) (\_\_\_\_/25%)
- Should be setup and ready to be shown from the beginning
  - Correct process and result
- F Any adjustments (~1 min)

**III Overall (\_\_\_\_/5%)**

- A Laboratory result (\_\_\_\_/2%)
- B Organization (\_\_\_\_/2%)
- C Overall impression (\_\_\_\_/1%)